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1 Introduction
The main source of the CMOS success lies in the exponential increase of device
density that the silicon industry kept true for more than 40 years reducing the unit
cost of integrated circuits. Recently, the pace of scaling has been slowing down due
to approaching fundamental limits at the device level. While the paradigm of scaling
is still alive, researchers are striving to follow Moore’s law by focusing on new ma-
terials, new device structures and new state variables. The basic building block for
circuits has always been the four-terminal planar transistor but new versions of the
MOSFET structure such as the double-gate FET, the FinFET, the gate-all-around
nanowire FET can be found in commercial products. Due to the natural limita-
tions of materials, future nano-scale circuits will have to exploit more efficient ways
for computation and memory storage. One possible scenario envisages an end of
charge-based technologies, after which computation will rely on alternative, more
power efficient state variable manipulation. A long list of fundamental state vari-
ables other than charge includes the spin, phase, multipole orientation, mechanical
position, polarity, orbital symmetry, magnetic flux quanta, molecular configuration,
and other quantum states [1]. Technologies using new state variables would have
to be implemented within a completely new technological platform, and cannot be
seen as CMOS-compatible alternatives. The recent realization of devices by Stan-
ley Williams and his team [2] gave new push to solid state research for logic and
memory applications. For instance, ultra-dense crossbar memristive memory arrays
can be made thanks to the compactness of the two terminal junction. Complemen-
tary logic based on two-terminal memristive devices (see Fig. 1a) or ultra-dense
crossbar arrays with memristive cross-points (see Fig. 1b) can dramatically improve
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Fig. 1: (a) Parallel nanowire two-terminal memristive devices. (b) Crossbar ar-
ray consisting of memristive cross-points (two-terminal). (c) Gate controlled three-
terminal nanowire memristive device. (d) Double-gate four-terminal nanowire mem-
ristive devices.
device density up to 1011 bits per square centimetre [3]. Moreover, the use of mem-
ristive effects as new state variables for computation can be exploited to build new
types of functional devices with three- or four-terminals (see Fig. 1c and Fig. 1d,
respectively). The physical realization of the memristor, whose behavior was pos-
tulated by Leon Chua [4] and generalized by Chua and Kang [5] for memristive
devices and systems, offers a completely new set of possibilities for logic opera-
tions [6]. It is worth noting that, a generalized model for memristive systems can be
implemented under DC, small signal and sinusoidal excitation [5]. The implications
of such modeling is linked with the observation of memristive functionalities over a
broad range of technologies based on nanoelectronic and nanoionic behaviors. The
content of this chapter is organized as follows. First, a generalization of memristive
devices is given (Section 2). Then two-terminal devices with memory are discussed
in Section 2.1. Applications of two-terminal memristive devices are discussed for
application, such as standalone memory (Section 3.1), FPGAs (Section 3.2) and
programmable TSVs (Section 4). Then, a broader categorization and discussion on
multi-terminal memristive devices is given in Section ?? and applications are dis-
cussed in Section 5. Finally, we draw the conclusions.
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2 Generalization of the Memristive Devices
In this section we survey the generalization of memristive theory, which is mainly
a mathematical description of memory effects that can be experimentally observed
in several electronic devices. The memristive functionality is not a unique property
of two-terminal passive devices but mainly a memory effect related to internal state
variable changes. For instance, the memristive functionality can also arise from a de-
layed switching response of a Zener diode [7]. As described by Di Ventra et al. [8],
the memory effects in nanoscaled devices can be generalized for resistance, capac-
itance and inductance to their time dependent and non-linear responses. If u(t) and
y(t) are two complementary constitutive circuit variables, denoting the input and the
output of the system, respectively, and x is a n-order vector of internal state vari-
ables, the existance of a n-th order u-controlled memory element as that defined
by: {
y(t) = g(x,u, t)u(t)
x˙= f (x,u, t) (1)
where g is a generalized system response and f is a continuous n-dimensional vec-
tor function. As described in [8], the relation between current and voltage defines a
memristive system, while the relation between charge and voltage defines a memca-
pacitive system and the flux-current relation defines a meminductive system. Equa-
tions 1 can be further generalized for cases where the internal state is described
by a continuous function or functions instead of discrete variables as well as cases
for which the internal state variables follow a stochastic differential equation rather
than a deterministic one. In the next sections, we review some of the two-terminal
passive devices that can be modeled as memristive. The memristive functionality is
seen as arising from different physical mechanism for different device classes. Thus,
three- and four-terminal devices that show memristive functionality can be used for
electrical control signals (either voltage or current). It is important to remember that
a device showing a ”pure” flux-charge relationship has not been found yet. Con-
versely, internal state variables can provide a stimulus response that can be modeled
as memristive, thus adding more degrees of freedom for circuit designers.
2.1 Resistive RAMs
A mathematical definition of two-terminal passive mem-resistive devices has been
formulated by Chua and based on this interpretation a mem-resistive device would
present three fingerprints:
• pinched hysteresis loop in the i(t)-v(t) plane;
• passive: i=0 when v=0;
• frequency dependence with the input signal u(t)
However, many electronic devices that were previously classified as ”memristors”
or as ”memristive devices and systems” have been recently re-classified as their ac-
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tual behavior requires an extension of the memristive theory. [9]. Nevertheless, by
looking at these three fingerprints, it has been recently reported that mem-resistive
behavior has been noticed in several electric devices in the past two centuries [10].
More specifically, a predominance of mem-resistive behavior seems to be linked
with an electric discharge phenomenon, and as such it is believed that the first mem-
ristor was actually found in 1899 by Herta Ayrton (see Fig. 2). Later on the solid-
state realization of devices by Stanley Williams and his team [2] which showed
mem-resistive fingerprints gave new push to research on nano-scaled mem-resistive
devices. It has been stated that the mem-resistive ”fingerprints criteria” are satis-
fied by several resistive switching materials, and as such it becomes clear that the
mathematical formulation of memristors and memristive devices does not necessar-
ily link to a specific physical phenomenon. Considering resistive switching materi-
als, a classification based on physical phenomena has been provided by Waser (see
Fig. 3) [11].
Two-terminal memristive devices can be based on metal/oxide switches, such as
for SiOx [12], HfO2 [13], CuO [14], NiO [15], ZnO [16], Al2O3 [17], VO2 [18],
SrTiO3 [19]. These devices behave as solid-state electrochemical switches, whose
resistance is defined by a metallic filament formation mechanism related to the solid-
state redox reactions stimulated by the polarity of the applied electric field [20].
One example is the CuO-based ReRAM of Dong et al. [14], that shows repeatable
resistive switching at very low voltages.
The well known TiO2-based ReRAM [21, 22] seems to be based on a different
mechanism, which is attributed to the vacancy/dopant diffusion in the oxide layer.
The re-distribution of oxygen vacancies into the TiO2 depends on the polarity of the
applied voltage, and it causes the switching between a semiconductor state into a
metallic one. Typical ReRAM functionality of the TiO2-based ReRAM is shown in
Fig. 4 [23], with the resistivity switching by 5 orders of magnitude.
Another type of two-terminal memristive device is the phase change (PC)
RAM [24]. The main switching mechanism is based on phase transition between an
amorphous and a crystalline type due to Joule heating effects controlled by a voltage
pulse. For instance, Si nanowires can be engineered such that melting and solidifi-
cation processes can be iterated, thus giving rise to alternate resistance states [25].
Another class is based on polymers [26]. Several memristive switches can be
build by inter-posing a bio-molecule layer with properties ranging from molecule-
dependent switching, such as rotaxanes [3], or more in general on inter-locked
molecules [27] but also on molecule-independent switching, where a filament for-
mation mechanism through the molecular layer is involved [28].
A fifth class belongs to spintronics [29]. The spin-transfer induced domain wall
motion in a spin valve structure is by nature a memristive effect and is confirmed
by some recently published results [30]. Moreover, Pershin et al. demonstrated that
electron-spin polarization controlled by the external voltage applied to a spintronic
device, acts as a state variable that can be modeled as memristance [31].
In all these devices the amplitude and frequency of the input signal contribute in
the formation of a so called pinched hysteresis loop, whose salient feature is its zero
crossing property [5], which is critical for ultra low power operation.
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commentary
resistors, also known as thermistors24. The 
first reported thermistor was attributed 
to the British physicist Michael Faraday 
in 1833, based on his study on the 
semiconducting behaviour of Ag2S. In 
his book25, Faraday writes: “On applying 
a lamp under the sulphuret between the 
poles, the conducting power rose rapidly 
with the heat, and at last the galvanometer 
needle jumped into a fixed position, and 
the sulphuret was found conducting in the 
manner of a metal. On removing the lamp 
and allowing the heat to fall, the effects were 
reversed, the needle at first began to vibrate 
a little, then gradually left its transverse 
direction, and at last returned to a position 
very nearly that which it would take 
when no current was passing through the 
galvanometer”. What was clearly happening 
is that the PD applied across the poles was 
insufficient to allow current conduction 
across the barrier. Thermionic emission was 
eventually being facilitated by the thermal 
energy, provided by the lamp, which 
supplemented the missing energy necessary 
for exceeding the barrier’s potential. 
Not surprisingly, Ag2S has recently been 
employed to facilitate resistive switching in 
nanoscale elements26, which demonstrate 
rate-limiting functionality27 similar to 
what was observed almost two centuries 
ago by Faraday. But who was the first one 
to observe this peculiar response, which 
without argument is the signature property 
of memristors? No one else but the inventor 
of the electric arc and also Faraday’s mentor, 
Sir Humphry Davy.
One of the greatest scientific 
breakthroughs of mankind occurred in 
1800, with Alessandro Volta establishing the 
voltaic pile28 that facilitated unprecedented 
PDs. Humphry Davy leveraged the voltaic 
pile for observing the effect of large currents 
on, living things, chemical decomposition 
and heating and producing sparks. In his 
letter printed in Nicholson’s Journal 29, Davy 
writes “The earlier experimenters on animal 
electricity noticed the power of well burned 
charcoal to conduct the common galvanic 
influence. I have found that this substance 
possesses the same properties as metallic 
bodies in producing the shock and spark 
when made a medium of communication 
between the ends of the galvanic pile of 
Signor Volta”. Later on, in a lecture before 
the Royal Institution given in 180130, 
Davy describes some experiments on the 
spark yielded by the pile, stating: “When, 
instead of the metals, pieces of well-burned 
charcoal were employed, the spark was still 
larger and of a vivid whiteness”, and again 
“The spark is most vivid when the charcoal 
is hot”. Clearly, this is not the definition 
of the electric arc, but of a spark, as the 
electric arc requires the establishment of 
a continuous luminous filament without 
intermittent gaps.
Davy’s failure of acknowledging his 
discovery of the electric arc from early 
on was due to the lack of a sufficiently 
large PD that would have enabled him to 
initiate and sustain a continuous luminous 
filament from a deionized state. In 1808 
Davy requested the purchase of a large 
galvanic battery, comprising 2,000 pairs of 
serially connected copper and zinc plates, 
that was installed in the Royal Institution. 
In his experiment in 1808, as recounted in 
the Philosophical Transactions for 181031, 
Davy demonstrates a functional electric arc: 
“…charcoal, even when ignited to whiteness 
in oxymuriatic or muriatic acid gases, by the 
Voltaic battery, effects no change in them; 
if it has been previously free from hydrogen 
and moisture by intense ignition in vacuo.” 
This was better comprehended though 
in his 1812 book Elements of Chemical 
Philosophy 32, where he writes “When pieces 
of charcoal about an inch long and one sixth 
of an inch in diameter, were brought near 
each other … a bright spark was produced, 
and more than half the volume of the 
charcoal became ignited to whiteness, and 
by withdrawing the points from each other 
a constant discharge took place through 
the heated air, in a space equal at least to 
four inches, producing a most brilliant 
ascending arch of light, broad, and conical 
in form in the middle.” Although, Davy 
originally exploited this incandescent device 
for electrolysis, his contributions are far 
more reaching. As we now know he set the 
foundations not only for lighting but also 
analogue computing, with implications 
both in the early days when vacuum tubes 
were used and hopefully for the future as 
memristor-based computing emerges.
The memristor is not an invention. 
Rather it is a description of a basic 
phenomenon of nature that manifests itself 
in various dissipative devices, made from 
different materials, internal structures 
and architectures33. We end this historical 
narrative by noting that even though the 
memristor has seen its light of joy only 
recently in 2008, and has been recognized 
as the fourth circuit element along with the 
resistor, capacitor and inductor, it actually 
predates the resistor, which was formally 
published by Ohm in 182734, and the 
inductor, which was formally published 
by Faraday in 183125. ❐
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Figure 4 | The ‘hissing of the electric arc’ as presented to the Institution of Electrical Engineers in 1899 
by Hertha Ayrton. Air causes hissing and inconstant light when it comes into contact with the carbon 
crater of the arc lamp. To the best of our knowledge, the noise-like waveforms associated with this hissing 
phenomenon presented two years later by Duddell18 is the first chaotic phenomenon reported in electrical 
engineering, and possibly in all man-made devices. Therefore the hissing arc qualifies as the first chaotic 
electrical circuit, instead of the Van der Pol oscillator35. Image reproduced from ref. 17.
© 2012 Macmillan Publishers Limited. All rights reserved
Fig. 2: The ”hissing of the electric arc” as presented to he Institution of Electrical
Engineers in 1899 by Hertha Ayrton. The image is taken from [10].
Fig. 3: A classification of resistive switching devices depending on the underlying
physical mechanisms as provided by Waser [11].
2.2 Mem-Capacitive Switching Devices
As per two-terminal memristive d vices, two-terminal memcapacitive devices can
be based on several mechanisms. A classification has been given by Pershin et.
al [8], and it is divided mainly in two categories: geometrical and permittivity-
related memcapacitors.
An example of mem-capacitive switching device based on geometrical effects
consists of a capacitor with movable plate, whose movement depends on the ap-
plied electric field [32]. One such device would be a capacitor having one of th
electrodes being elastic. If a voltage pulse is applied across the capacitor, the elastic
plate moves towards he other electrode, in response of the electric field, thus mod-
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Fig. 4: Resistive switching through I-V sweeps for planar Pt/TiO2/Pt [23]. The
inset shows the Pt/TiO2/Pt ReRAM sandwich layer on top of an insulated substate
with the two terminal electrical contacts.
Fig. 5: Switching mechanism of a CuO-based ReRAM. The image is taken
from [14].
ifing its capacitance. One possible realization of the geometrical mem-capacitor can
be obtained from a Nano Electro Mechanical System (NEMS) resonator configura-
tion. Such devices can be, for instance, fabricated with a CMOS compatible pro-
cess flow on SOI substrates. As depicted in Fig. 8, a NEMS device consisting of
a suspended SiNW and Al metal electrodes can be utilized as a geometrical-effect
memcapacitor. In this device, the SiNW in the middle is utilized as an elastic elec-
trode [33]. It is worth mentioning that the NEMS resonator can also be utilized as
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Fig. 6: Pinched hysteresis loop from a Pt/TiO2/Pt memristive junction. The image
is taken from [21].
0.0 0.5 1.0
0.0
0.5
1.0
1.5
C
u
rr
e
n
t
d
e
n
si
ty
(
i
c
)
Voltage (V)
n=1GHz
Fig. 7: Unipolar I-V simulation for a semiconductor spintronic system. The image
is taken from [31].
resistive switching device, but this does not represents a case of two-terminal mem-
ristive device because its pinched hysteresis loop does not depend on the frequency
of actuation, as it results on the absolute value of the DC signal (see Fig. 9).
A second example is a device whose permittivity modifies upon the application
of a voltage bias. A memcapacitor proposed by Di Ventra et al [34], consists of
a parallel plate capacitor with additional floating plates in between, separated by
dielectrics. The internal charge can move between the different plates and its polar-
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Figure 2. SEM image of the device.
unparalleled in its ease of producing vertical SiNW stacks as
well as a single SiNW in a thick Si device layer.
The technique based on the Bosch process was first
introduced by Milanovic et al [32] in an effort to fabricate
lateral field emission devices. Doherty et al investigated the
relationship between the SiNW diameter and the photoresist
width and fabricated nanochannels utilizing ICP-DRIE [40].
Ng et al further investigated the effect of oxidation on
the eccentricity of the formed SiNWs and suggested that
eccentricity decreases as oxidation time increases [41].
Following this research, Ng et al employed this method to
form vertically stacked SiNW transistors [42]. Supplementary
to these studies, Ozsun et al investigated the aspect ratio
and depth limits of this method and the mechanical integrity
of fabricated SiNWs [43]. In addition, patterns other than
straight SiNWs and integration of SiNWs with microsystems
or MEMS such as microtweezers were demonstrated. Bopp et
al presented an additional process flow to fabricate separated
vertical stacks of SiNWs [44].
In this work, the technique based on the Bosch process
is used to produce a single SiNW within a thick Si device
layer to demonstrate suitability for system integration in
nanomechanical resonator and switch applications. In
such applications, if integration with electronics is targeted,
electrostatic actuation and capacitive readout are necessary,
as optical or magnetic means are incompatible with the
associated systems’ requirements. This raises the need for
metallic components, as they reduce loss throughout the device
due to their low resistance and serve as high-performance
electrodes both for actuation and readout, base grounding and
shielding components. Hence, metal elements—aluminum in
this case—should be incorporated into the design to ensure
high-quality performance and ease the integration to more
complicated CMOS circuits.
For this purpose, the ICP-DRIE technique is extended in
a unique way to incorporate metallic elements as actuation
and readout electrodes. The major claim of the work is
the enhancement of CMOS integration for future, NEMS-
based, on-chip components. Surface micromachining with
a combination of conventional photolithography and self-
aligned masking through chemical–mechanical polishing
(CMP) is utilized, reducing the overall complexity of the
process. Instead of a single SiNW, the fabrication method
is also adjustable for the fabrication of SiNW stacks
between metallic electrodes. In the remainder of this
paper, the architecture of the device and instrumentation are
introduced first followed by the fabrication of the devices.
Nanoelectromechanical resonator and switch applications are
demonstrated next. The mechanical behavior and structural
reliability of the proposed system are also characterized using
a three-point bending test.
2. System architecture and instrumentation
The chosen architecture for the device is a single SiNW
suspended in a doubly clamped fashion between two Al
electrodes as seen in figure 2. Al electrodes are of 1.5 μm
thickness and reside on the buried oxide (BOX) layer of the SOI
wafer on which the device is fabricated. Fabricated SiNWs are
along the 〈1 0 0〉 orientation and have a length of 50 μm and
diameters of 50–200 nm. Al electrodes extend throughout the
whole length of SiNWs with a gap of 900 nm on both sides.
2.1. Nanoelectromechanical resonator geometry and
instrumentation
Electrostatic actuation and capacitive readout are commonly
employed in nanoelectromechanical resonators [3]. A similar
approach is utilized here to characterize fabricated SiNW–
electode assembly as a resonator. An HP 8753 D network
analyzer is used to actuate and carry out transmission
measurement as depicted in figure 3. An amplifier is placed
between the network analyzer and the readout electrode.
Measurements are carried out in a Cascade probe station.
The amplitude of the ac voltage, Vac, applied to the actuation
electrode is kept at 40 mV. Six sets of experiments are carried
out by increasing the dc bias, Vdc, applied to the Si pads from
0 to 70 V. In each set of experiments, a frequency sweep is
conducted to detect resonance.
This readout geometry tracks the motional current as a
result of capacitive changes between the SiNW and the read-
out electrode as the SiNW is at resonance. On the other hand,
there exists a large parasitic capacitance between the electrodes
that dominates the measurements. Finite-element simulations
of the device estimate a parasitic capacitance of 18 fF. It is
due to this large parasitic effect that measurements obtained
from the network analyzer cannot directly demonstrate the
resonance of SiNWs. To remove the parasitic current from
measurements, the following formulation is needed.
3
Fig. 8: NEMS resonator consisting of a SiNW and two Al side-electrodes. A two-
terminal memcapacitor configuration can be obtained by using the elastic SiNW and
either one of the Al pads as the electrodes. The image is taken from [33].
Fig. 9: Resistive switching characteristic of SiNW NEMS [33]. The hysteresis arise
from the var-der-Walls forces that retain the SiNW at pull-out. Since the hysteresis
does not depends on the actuation frequency, this resistive switching mechanism
cannot be considered as mem-ristive.
ization can screen t e electric field applied at the external plates. This way, based
on the distribution of the charges in the polarized plates, a memcapacitive behavior
is obtained [34].
Another memcapacitive device has been de onstrated with a III-V diode and
high-κ dielectrics [35].
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2.3 Mem-Inductive Switching Devices
Similarly to the memcapactive devices, geometrical effects [36] and permeability-
related effects [37] can lead to an inductive system showing memory, thus forming
a mem-inductive device. Several properties, including mechanical, electrical, mag-
netic and thermal were discussed by Pershin et al. [8] as possible mechanisms that
can be exploited in a mem-inductive system.
2.4 Three-terminal memristive devices
The new concept of three-terminal memristive device is presented in terms of mem-
ristive functionality for logic and memory applications.
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Fig. 10: Categorization of FETs with memristive functionalities: (a) Conventional
FET. (b) FET with memristive gate dielectric. (c) Gated memristor (memristive
channel). (d) Gated memristor with memristive dielectric.
Examples of three-terminal memristive devices are the electrochemical organic
memristor [39], the solid-electrolyte nanometer switch [40], the ferroelectric FET [41],
non passivated transistor devices (here cite the non-passivated CNT and graphene
transistors), Carbon Nanotube and/or graphene transistors and the ambipolar Si
nanowire Schottky barrier FET [42, 43].
A classification of three-terminal memristive devices can be based from the gen-
eral concept of the FET structure (see Fig. 10a) in which memristive functional-
ity can be inserted either by engineering the gate dielectric or by gating a mem-
ristive channel. For instance, trap charging dielectric layers inserted between the
channel and the gate fall into the category of FET with capacitive memory storage
(Fig. 10b). One example in this category can be the flash memory for which the trap
charging into the gate dielectric influences the transconductance state of the chan-
nel [44]. Thus a first category that exploits the operation of writing/erasing cycles
into the gate dielectric will be a generalization of the flash memory concept, for
which volatility of the charges that are injected into the trap charging layer can be
tuned accordingly to a desired frequency response. Such a device has been recently
demonstrated by Ziegler et al. [44] by using a FLASH transistor in a two-terminal
configuration. As depicted in Fig. 13, the device can be operated such that a bipo-
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Fig. 11: a)Suspended functionalized Si nanowire with NiSi extremities. The func-
tionalized layer is capable of trapping antigen molecules which in turn affects the
memristive hysteresis behavior, giving a new method for bio-sensing [38]. b) A typi-
cal memristive hysteresis is observed; the blue curve (1) is measured after drying the
sample from de-ionized water. The red curve (2) is measured after dipping in 5 pM
antigen solution and drying. The measured ∆Vds is proportional to the concentration
of antigen [38].
lar resistive switching behavior is measured and non-volatility is a consequence of
trap-charging into the floating gate.
Another memristive functionality is linked with charging/decharging mecha-
nisms into the gate dielectric. We measure Ids for constantVds = 1 V while sweeping
Vgs back and forth between −5 V and +5 V (see Fig. 14d). The devices are not an-
nealed, and the source is connected to the substrate. This measurement is repeated
for different integration times; which is a parameter of the measurement set-up that
can be set by the operator; and it represents the time over which the measurement is
repeated and averaged. The Ids−Vgs curves show an ambipolar behavior, meaning a
large current conductance under either high and low gate bias. This is mainly due to
the utilization of a silicide (NiSi) having a work function value that falls within the
silicon bandgap, and to the utilization of a lightly doped silicon. On the other hand,
the Ids−Vgs curves have a hysteretic behavior that suggests the hypothesis of charge
trapping at the semiconductor/oxide interface of the MOS capacitor, as well as the
existence of interface states at the metal/semiconductor junction. Both ambipolarity
and hysteresis depend on the integration time (see Fig. 14). When Vgs reaches +5 V
in forward mode, the electrons experience a maximum probability of charges being
trapped in the gate oxide, which is enhanced when the integration time is longer.
Due to the electron trapping at the gate oxide, the channel operates in accumulation
mode, with a lower conductance state for positive Vgs, than in the inversion mode
for negative Vgs. Sweeping Vgs back to negative values, reduces the amount of elec-
trons trapped and the device operates in inversion mode, which restores the higher
conductance state.
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The threshold at which this high conductance state is reached depends on the in-
tegration time. The hysteresis window is larger when the integration time is shorter,
because the charges have less time to be trapped and detrapped. In the case of a
very short integration time the charges cannot be completely trapped and the lower
conductance state is not reached (see Fig. 14).
Another example can be the zero-capacitor RAM (ZRAM) and the twin-transistor
RAM (TTRAM), which rely on floating body effects in SOI transistor to provide a
volatile hysteresis effect [45, 46].
Fig. 12: Cyclic voltage measurement showing bistable memristive behavior. The
image was taken from [39].
A second category is the one of the gated memristor (Fig. 10c). A few examples
are the electrochemical organic memristor [39], the bio-memristive nanowire [38]
and the solid-electrolyte nanometer switch [40]. In the electrochemical organic
memristor the gate potential is represented by the potential of the bath, which is
used to transfer positively charged Rb+ ions into a polyaniline (PANI) layer [47].
The conductivity change can be iterated by switching the polarity of the bath poten-
tial, thus giving rise to a unipolar Ids-Vds curve that can be modeled as a memris-
tor. In this case the device can be set into either memristive or diode functionality.
Similarly, a novel method for bio-sensing that has been recently proposed exploits
the memristive effect to detect low concentration of bio-molecules [38]. The de-
vice consists of a NiSi/Si/NiSi nanowire structure coated with antibody layer (see
Fig. 11) shows memristive behavior. The hysteresis loop of this device has been
demonstrated for detection of low concentrations of bio-molecules (antigen) in a
dry environment (see Fig. 11b). Conversely, the three-terminal solid-state electrolyte
nanometer switch shows a typical bistable resistance state but using 100 times less
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The memristive behaviour of a single MemFlash-cell
was measured by sweeping the voltage applied through the
drain terminal and monitoring the drain current, simultane-
ously. All measurements were preformed using an Agilent
E5260 measurement source unit. For our experimental mea-
surement, standard MemFlash-cells were used with an
interpoly capacitance of CC¼ 101 fF and a floating gate area
of AFG¼ 84.98 lm2. More details of the used cells can be
found in Ref. 25. Although the cell size of the investigated
cells was large in comparison to the commercial available
Flash technology, the principles of the two-terminal Mem-
Flash device proposed here are not affected.
Standard EEPROM-cells are metal oxide silicon (MOS)
transistors with a charge storage capacitance (called floating
gate) implemented in between the control gate (CG) and the
conductive channel of the transistor. To program and erase an
EEPROM-cell, charge has to be transferred to the FG and vice
versa through a large potential barrier preferentially via
Fowler-Nordheim tunnelling. The basic idea for the memris-
tive operation mode of a MemFlash-cell belongs to the fact
that depending on the amount of charge on the floating gate
the resistance of the conductive channel between the source
and drain is instantaneously modified. However, in contrast to
standard EEPROM-cells, memristive devices are two-terminal
cells. The resistance state depends on the previous charge flow
through the device. The new resistance is stored in a non-
volatile way, i.e., it is persistent when the power is turned
off.20 Therefore, a charging of the storage capacitance must be
obtained during programming (i.e., by applying a negative
bias voltage); while a discharging of the storage capacitance
must be acquired during erasing, i.e., when a positive bias volt-
age is applied to the device. A possible realisation of such a
memristive operation mode is presented in Fig. 1. The sketch
shows a modified wiring scheme which enables a memristive
operation mode of a standard EEPROM-cell. In particular, the
externally accessible terminals source (S) and CG are con-
nected to the common ground potential of the circuitry, while
a bipolar voltage supply is connected to the drain terminal (D).
The bulk terminal (B) is set to the minimum voltage of the
bipolar voltage supply in order to avoid a short-circuit fault to
the source. As will be shown, this circuitry enables memristive
I-V characteristics, such that the device resistance depends on
the history of the voltage applied to the device.
The current-voltage characteristic of the two-terminal
circuitry, using a single MemFlash-cell, is depicted in Fig.
2(a). Therefore, the drain current was recorded while sweep-
ing the voltage applied to the drain terminal. In particular,
resistive switching from the high resistance state (HRS) to
the low resistant state (LRS) of our device is observed for
positive bias at a voltage interval from 11V to 12.5V and
vice versa for negative bias between 5 V and 10.5V
(LRS to HRS). The obtained resistance change (R(V) ¼ V/I)
is shown in the inset of Fig. 2(a). Interestingly, positive and
negative voltages lead to a different resistance ratio RHRS/
RLRS. While at positive voltages applied to the drain termi-
nal, a RHRS/RLRS of 2000 with a LRS resistance in the range
of several tens of kX was observed, at negative voltages
RHRS/RLRS¼ 600 with a one order of magnitude smaller
LRS resistance. In fact, the observed resistance hysteretic
can be understood in the framework of the Fowler-Nordheim
tunneling process, illustrated in Figs. 2(b) and 2(c). At posi-
tive bias, electrons are tunnelling from the floating-gate to
the channel (c.f. Fig. 2(b)); while at negative bias the elec-
trons are recaptured (c.f. Fig. 2(c)). Hence, depending on the
current charge on the floating gate during the voltage sweep
the device resistance is changed.
To understand the memristive operation mode of a float-
ing gate transistor in some more detail, the principles of the
underlying electronic processes can be illustrated in a purely
capacitive model. As we will show, a simple capacitive
model is already able to support the main characteristics, and
supports the experimental findings. Within this model, the
floating gate potential VFG can be described by
VFG ¼ QFG
CT
þ kCVC þ kDVD þ kSVS þ kBVB; (1)
where QFG is charge stored on the floating gate, VC, VD, VS,
and VB are the potentials of the cont ol gate, rain, source,
FIG. 1. Schematic drawing of a two-terminal circuitry, addressing a single
flash cell. This circuitry enables a memristive operation mode of the device,
such as that the resistance changes depending on the charge flow through the
device. At this respect, the CG and the source (S) terminal of the device are
set to the common ground, while through the drain terminal (D) a bipolar
voltage is supplied. In order to avoid a short cut between the drain and the
substrate bulk, the bulk terminal has been set to the minimal voltage of the
bipolar voltage supply through the drain terminal.
FIG. 2. (a) Typical current-voltage characteristic of our two-terminal cir-
cuitry, addressing a single EEPROM cell. At positive voltages, applied to
the drain terminal (V > 0), electrons are tunnelling from the floating-gate
through the gate oxide layer to the conducting channel of the underlying
MOS transistor, as illustrated in (b), while at negative voltages (V < 0) the
electrons are recaptured (b). Inset: Resistance-voltage characteristic.
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Fig. 13: Two-terminal memristive configuration of a FLASH memory cell. Depend-
ing on the polarity of the applied voltage, trap charging dynamics of electrons to
and from the floating gate and dielectric is responsible of the hysteresis. The image
was taken from [44].
current than standard two terminal operation [48]. This device is based on control-
ling the filament formation mechanism using the voltage of a gate terminal (see
Fig. 15).
The ambipolar SB FET with SiNW channel reported in [49] (see Fig. 10d), falls
in both categories of gated memristor and trap charging dielectric, as it shows dy-
namic trap charging mechanisms at the Schottky junctions and in the gate dielectric
insulator. The result depicted in Fig. 16 shows a hysteretic behavior that is reminis-
cent of a two-terminal monolithic memristive device [50]. The hysteresis reflects the
fact that the Ids−Vds curve for forward Vds sweep is not identical to the same curve
for backwards Vds sweep. It can be attributed to the presence of interface states
at the metal/semiconductor junctions as reported in literature for Schottky diodes
[51]. First, two-terminal measurements are performed. The drain-source current Ids
is measured vs. the drain-source voltage Vds at constant Vgs = 5 V . The device is
equivalent to two back-to-back Schottky diodes. The two diodes operate in opposite
regimes: for negative Vds, the source-to-channel diode is reversely biased while the
drain-to-channel diode is forward biased. For positive Vds both diodes invert their
respective bias conditions. In either case, Ids is limited by the current flowing in the
reverse-biased diode. The reverse current of a metal-insulator-semiconductor diode
has been observed to be very sensitive to charge trapping at the metal/semiconductor
interface [17]. The large current value in the range of mA is most likely due to the
large parallel parasitic structure in the bulk. In an ideal Schottky diode, the current
is given by:
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Fig. 14: Hysteretic dependence with the measurement (sweep time) duration, the
hysteresis window closes by reducing the measurement time: (a) 256 sec. (b) 64 sec.
(c) 16 sec. (d) 4 sec.
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Fig. 15: Controlled filament formation of the three-terminal nanobridge device. The
image was taken from [48].
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I = IS · e−φBq/kT (eVq/kT −1) (2)
with I and V the diode current and voltage respectively, φB the Schottky barrier,
k the Boltzmann constant, q the elementary charge and T the absolute temperature.
From the measured hysteretic behavior, it seems that the diode curve is modified as
follows:
I = IS · e−φBq/kT (e(V−V0(V ))q/kT −1) (3)
with V0 a built-in voltage at the Schottky contact that is positive for a positive V
sweep and negative for a negative V sweep.
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Fig. 16: Ids−Vds characteristic showing the trapping/detrapping of charges at the
metal/semiconductor junction. The device channel consists of 10 SiNW in parallel.
The forward sweep curve has a symmetrical correspondence with the reverse sweep
curve, showing the respective Schottky barrier modulation. A current ratio of about
50 is found at eitherVds =±1V . This behavior is typical of two-terminal memristive
devices for ReRAM applications.
2.5 Four-terminal memristive devices
Memristive functionality can be seen as state variable that can be used for more
expressive logic gates [6]. For instance, the memristive behavior reported in Sec-
tion 2.4 for the SB SiNW FETs can be tuned by operating on the polarity of the
gate voltage. This type of behavior is linked with the double conductance, for holes
and electrons. As described in [52] for SB carbon-nanotube (CNT) FETS, the am-
bipolarity can be controlled by using an additional control gate, such that it blocks
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one type of carrier conductance. Following this principle, four-terminal memristive
SB SiNW FETs can be built (see Fig. 17). In the following, two modes of opera-
tion are reported, depending on the nature of the controlling signal applied at the Si
nanowire channel.
 	




 


 

	

	
	
	


		
 
(a)
(b)
BOX
PolySi
Pt
SiNW
750nm
(c)
Fig. 17: (a) Schematic cross-section of a dual gate device with NiSi source and drain
regions on SOI substrate. (b) A 20 µm long SiNW with 2 parallel GAA polysilicon
gates having 4 µm gate lengths. (c) A FIB cut cross-section image showing the
SiNW channel surrounded by a 500 nm polysilicon top gate.
2.5.1 Voltage-controlled 4-T memristive device
A voltage-controlled four-terminal memristive Schottky barrier SiNW FET is ob-
tained by using a dual gate configuration such that one of the two gate is controlling
a portion of the channel that is between the source/drain contacts and the main gate.
This configuration is exploited to control the ambipolarity imbalance, such as for
CNT FETs [52]. Since the back-gate voltage modifies the ambipolar conductance,
this fact can be used in ambipolar memristive devices to limit the current levels
for one of the carriers. A fixed back-gate voltage Vbg=+5 V (see Fig. 18a) leads
to imbalanced bistable hysteresis loops under different Vgs voltages. By applying a
negative Vbg=-5 V this imbalance is toggled to the negative side of the characteris-
tics, giving a complementary effect (Fig. 18b). Finally, a Vbg=0 V (Fig. 18c) levels
off the conductances of electrons and holes, giving a fairly symmetric hysteresis.
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Fig. 18: (a) Controlled memristance for fixed top and back gate voltages Vbg = + 5 V.
(b) Controlled memristance for fixed top and back gate voltages Vbg = - 5 V. (c)
Controlled memristance for fixed top and back gate voltages Vbg = 0 V.
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2.5.2 Current-controlled 4-T memristive devices
A current-controlled version of the four-terminal memristive Schottky barrier SiNW
FET is obtained by using a current Ids bias instead of a Vds. The output voltage is
then compared with Vgs (Fig. 19). The obtained hysteresis can be used as a latch
device, whose position in the Vout−Vin plane can be adjusted by using a different
value of the current bias. A similar behavior has been exploited with three-terminal
Schottky-barrier polysilicon nanowire FETs circuits to build a new logic family
based on precharge and evaluation scheme [53]. Moreover, a similar scheme has
been demonstrated for DRAM type of memory [54] and for pA current and tem-
perature detection [55]. Similarly, SB Si nanowire transistors fabricated with a low
termal budget process and biased in current-controlled mode shows a similar hys-
teresis. Moreover, polycrystalline SiNWs SB FETs can give an hysteretic transfer
characteristic (Fig. 20) very similar to the one reported for crystalline SiNW SB
FETs fabricated with a low thermal budget process [56]. As it is shown in Fig. 20
the maximum output voltage in the transfer characteristics increases with the Ids bias
current. From Fig. 20a-20c the sweep time is reduced. Similarly to what was dis-
cussed for the three terminal SB SiNW FET memristive device, the sweeping time
impacts on the amount of charge that traps at the gate oxide/channel interface, thus
influencing the conductance state of the nanowire channel. A faster sweeping time
outbalances the charge trapping/detrapping mechanism, resulting in lower output
voltages (see Fig. 20a-20b compared with Fig. 20c).
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Fig. 19: Current-controlled memristive Schottky barrier SiNW FET hysteresis loop.
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Fig. 20: Vout voltages for increasing with Ids current bias. In all the figures Ids bias
values are 100 fA, 300 fA and 500 fA. Notice the output voltage hysteresis narrows
for increasing frequency sweep: (a) 24sec. (b) 6sec. (c) 0.5sec.
3 Applications of Resistive RAMs
3.1 Standalone Memories
Future deeply scaled circuits will see their performances limited by the physical lim-
itations of the materials. To keep pushing the performance of computation and the
density of storage, the microelectronics industry envisages using more efficient state
variable than the electronic charge. In this sense, the memristor is an attractive can-
didate for both computation and memory, thanks to its programmable resistive state.
When considering the Resistive RAM (ReRAM) memories, which can be classified
as memristors, excellent scalability and programming time can be obtained if com-
pared to traditional Flash, which make ReRAMs suitable candidates for standalone
memory applications.
In this section, a ReRAM technology demonstrating a Multi-Level (ML) forming-
free Pt/TaOx/CrOy/Cr/Cu crossbars built with low thermal budget ≤200◦C is
discussed. The devices show excellent scalability down to 2.5x109bit/cm2 with
device half-pitch of 100nm with projections of practical storage density of up to
1012bit/cm2 at the 10nm technology node [57].
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3.1.1 Fabrication
The basic device concept is a ReRAM consisting of 2 metal lines crossing orthog-
onally and a transition metal oxide stack in between (see Fig.37a). Moreover, the
shape of the Top Electrode (TE) has been fabricated such that corners are smoothed
(Fig.37b). This feature reduces the fringing field intensity at the wire ends, thus
improving both reliability and scalability of the devices. Two different ReRAM
(Pt/TaOx/CrOy/Cr/Cu and Al/TiO2/Al with the Bottom Electrode/Transition Ox-
ide/Top Electrode order) stacks have been built and compared in terms of perfor-
mance. Both stacks have forming-free property and as such they do not require
special forming steps to form the devices. This is a considerable advantage for ac-
tual implementation on chip. Several devices have been built in a passive crossbar
array fashion as explained in the following text. Si bulk wafers are first isolated
by depositing 100nm thick Al2O3 with Atomic Layer Deposition (ALD) (Fig. 38a).
Then, PMMA bi-layers are patterned with e-beam lithography as lift-off masks for
10nm/80nm Pt Bottom Electrodes (BE) deposition (Fig.38b). In the next step, a
second lift-off mask is defined and 15nm TaOx oxide layer (Fig.22c) is deposited
by sputtering from a Ta2O5 target with increasing RF power in Ar/O2 atmosphere
(Fig.22e). Finally, 50nm/100nm thick Cr/Cu bi-layers TE are deposited by e-beam
evaporation (Fig.22d). For Al/TiO2/Al devices, the Al electrodes are deposited with
e-beam evaporation while 10nm thick TiO2 is deposited by ALD. In Fig.23a and 23b
SEM images of 100nm wide BE lines and 64bit passive crossbar are shown, respec-
tively. In Fig.23c, a 3D reconstructed AFM profile is shown. About 250 individual
Pt/TaOx/CrOy/Cr cross-points for area sizes varying from 100nm x 100nm to 1µm
x 1µm, and 64bit crossbars with half-pitch varying from 100nm x 100nm to 500nm
x 500nm are built on the same sample following the proposed fabrication steps. In
Fig.24a and Fig.24b, a tilted SEM view, and a 3D reconstructed AFM profile of a
cross-point device with fence-like TE are shown, respectively.
3.1.2 Electrical Characterization
Electrical measurements are carried out with an Agilent B1500 semiconductor de-
vice analyzer. Pulse mode sweeps with pulses of 500µs demonstrate forming-free
Bipolar Resistive Switching (BRS) for Pt/TaOx/CrOy/Cr/Cu (Fig.39c). The BRS is
obtained for a voltage range of less than 1V with pristine ON state in the same range
of the Low Resistance State (LRS). This is an important advantage compared with
non forming-free ReRAM devices, because the forming operation requires higher
voltages. A forming voltage of -3.4V has indeed been necessary for the Al/TiO2/Al
(Fig.25b), that then show similar performance as the Pt/TaOx/CrOy/Cr/Cu de-
vices. In Table I structural and electrical parameters of the different cells are re-
ported.
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Fig. 21: (a) 3D cross-point ReRAM concept with fence-like Top Electrode (TE)
shape. (b) Lateral cross-section view of Pt/TaOx/CrOy/Cr/Cu cross-point ReRAM
device. The fence-like TE enables better scalability of the cross-point device thanks
to a reduction of the intense electric field distribution at the corners.
(a) (b) (c)
(d) (e)
Fig. 22: Process Flow. (a) Insulated Si substrate; (b) Pt bottom electrode lift-off; (c)
TaOx sputtering deposition; (d) TE lift-off (e) Sputtering parameters of TaOx, with
increasing RF power and constant 3sccm/15sccm Ar/O2 flows.
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(c)
Fig. 23: Top SEM view of: (a) bottom electrode lines; (b) complete 64bit cross-
bar array of devices with 100nm half-pitch; (c) reconstructed 3D image from AFM
profile.
(a) (b)
Fig. 24: Pt/TaOx/CrOy/Cr/Cu cross-point device with 900nm x 900nm cross-point
area. (a) Tilted SEM image view. Notice the fence-like structures at the edges of
the TE line. (b) Reconstructed 3D AFM image of the pristine cross-point device.
Average roughness on TE is σ ≈42.6nm.
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Fig. 25: (a) Typical I-V characteristic of the Pt/TaOx/CrOy/Cr/Cu ReRAM cell
showing resistance ratio of 104. Notice very low VSET =+0.8V and VRESET=-
1V. After fabrication the devices are forming-free and in the ON state. (b) Typical
I-V characteristic of the Al/TiO2/Al ReRAM cell after forming with VSET =−1V
and VRESET =+0.8V. Inset shows VFORMING =−3.4V.
3.1.3 Discussion
Material characterization has been carried out to understand the pristine ON state of
the Pt/TaOx/CrOy/Cr/Cu device. The X-ray diffraction pattern of Fig.26a shows
peaks from the TE and the Si substrate. The absence of any Ta2O5 or TaO2 peaks
indicates that the material is in amorphous state, due to the low deposition tempera-
ture. The visible peaks are related to the presence of Cu and Cr metal layers on top of
the TaOx/CrOy. The Si peak comes from the substrate and it has been utilized for the
calibration of the X-ray diffractometer. The pristine ON state excludes the conduc-
tive filament mechanism and observing the double logarithmic plot of the I-V curve
(Fig.27a), quasi-Ohmic regimes with slopes≈1 are obtained for regions far from the
SET condition. Typical trap-assisted Space-Charge-Limited-Conduction (SCLC) is
observed close to the SET condition. The SCLC conduction is also observed for
Al/TiO2/Al devices (Fig.27b) whose slopes indicate a more abrupt distribution of
trap density, which can be related to the different deposition methods. In both de-
vices, the resistive switching mechanism can be attributed to Redox reaction linked
with the motion of oxygen-vacancies [58, 59]. Moreover, structural modification
is observed from the roughness profile of Pt/TaOx/CrOy/Cr/Cu cross-point after
100 cycles. As shown in Fig.28a and Fig.28b, the Pt/TaOx/CrOy/Cr/Cu average
roughness (Ra) measured above the TE broadens. The Ra changes from a pristine
100nm variation into a 200nm broad window, indicating structural modification by
the motion of oxygen vacancies upon switching. In addition, XPS-depth analysis
(Fig.26b) confirms that Ta2O5−δ and TaO2−γ phases are present, with more con-
ductive TaO2−γ close to the Pt BE and mixture of TaO2−γ and CrOy at the Cr/Cu
TE that is consistent with the Redox switching mechanism.
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3.1.4 High Density Multi-Valued Crossbars
Several resistance levels of Pt/TaOx/CrOy/Cr/Cu devices can be programmed.
As shown in Fig.29a, four levels of resistance (encoding 2bits) are found within
a 4 orders of magnitude range. A larger resistance window of 1bit is found for
Al/TiO2/Al devices, which show a LRS around 30Ω and a High Resistance
State (HRS) at 1MΩ within 2 orders of magnitude variation (see Fig.29b). The
Al/TiO2/Al show stable LRS and HRS in a large VREAD voltage range (Fig.30a).
The Pt/TaOx/CrOy/Cr/Cu devices demonstrate excellent scalability, as the HRS/LRS
ratio improves for smaller device sizes (Fig.30b). For instance, 2bit can be written
in a Pt/TaOx/CrOy/Cr/Cu by using shorter SET pulses in order to program the cell
in one of the stable Intermediate Resistance (IR) states. An example of 2bit stor-
age using LRS, HRS and 2 IRs is demonstrated in Fig 31, each level is separated of
about one order of magnitude from each other for various VREAD. The devices could
be easily assembled into dense 2.5x109bit/cm2 passive crossbar arrays whose stor-
age density improves to 1010bit/cm2 thanks to ML capability of Pt/TaOx/CrOy/Cr
ReRAMs.
(a) (b)
Fig. 26: (a) X-ray diffraction pattern on a Si wafer demonstrating amorphous
TaOx/CrOy. The peaks are related to the presence of Cu and Cr metal layers on top
of the TaOx/CrOy. The Si peak comes from the substrate and it has been utilized for
the calibration of the X-ray diffractometer. (b) XPS depth profile analysis showing
the presence of both Cr and Ta in oxidized states. Both Ta2O5−δ andTaO2−γ are
present, with more conductive TaO2−γ close to the Pt BE and mixture of TaO2−γ
and CrOy at the Cr/Cu TE.
3.1.5 Summary
Bipolar Resistive Switching Pt/TaOx/CrOy/Cr/Cu and Al/TiO2/Al devices built
with thermal budget ≤200◦C have been fabricated and characterized. Very large
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(a)
Fig. 27: (a) The log(I)-log(V) plot of Pt/TaOx/CrOy/Cr/Cu shows typical trap-
controlled conduction of Space-Charge-Limited-Conduction (SCLC) before SET.
In the SET region, the slope is about 25 and it is indication of gradual distribution of
defects. (b) The log(I)-log(V) plot of the Al/TiO2/Al shows typical trap-controlled
conduction of SCLC with quadratic V dependence before SET condition, thus fol-
lowing Childs law dependence. In the SET region, the slope is about 50, and it is
indication of an abrupt distribution of defects.
(a) (b)
Fig. 28: Average roughness profiles for TaOx cross-points: (a) σ ≈ 42.6nm after
fabrication; (b) σ ≈ 56.3nm after 100 cycles. The broadening is attributed to the
structural change induced by the motion of oxygen-vacancies upon cycling.
storage density of TaOx/CrOy-based ReRAMs is demonstrated up to 1010bit/cm2
thanks to the excellent scalability of the fence-like top electrode lines.
3.2 Generic Memory Structure (GMS) for non-volatile FPGAs
While a lot of research effort targets high density ReRAM-based standalone mem-
ories [60], the focus of this work is the usage of ReRAMs for FPGAs. The reason
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(a) (b)
Fig. 29: (a) Cumulative probability of Low Resistance State (LRS), Intermedi-
ate Resistance states 1 (IR1) and 2 (IR2) and High Resistance State (HRS) for
Pt/TaOx/CrOy/Cr devices are shown. The LRS, IR1 and IR2 are obtained by us-
ing SET pulses of 2ms, 1ms and 500µs at 1V, respectively. The HRS is obtained
with a 500µs RESET pulse at -1V. (b) Cumulative probability of LRS and HRS for
Al/TiO2/Al devices are shown. The LRS and the HRS are obtained by using SET
and RESET pulses of 500µs at -1V and +1V, respectively.
(a) (b)
Fig. 30: (a) LRS and HRS resistance distributions for increasing VREAD of the
Al/TiO2/Al cell. The 104 resistance ratio is constant over a large range of reading
voltage. (b) Measured HRS and LRS values for the Pt/TaOx/CrOy/Cr cell devices
with different cross-point area demonstrating excellent scalability, indicating local
switching at the nanoscale.
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Fig. 31: Resistance distributions for multi-value storages vs. increasing VREAD of
the Pt/TaOx/CrOy/Cr cell. The HRS, IR2, IR1, LRS are encoded in 2bit.
behind this choice is that in reconfigurable logic, up to 40% of the area is dedi-
cated to the storage of configuration signals [61]. Traditionally, the configuration
data is serially loaded in SRAM cells, distributed throughout the circuit [62]. As
a consequence, power up of the circuit is limited by the slow serial configuration.
To overpass SRAM volatility and loading time issue, Flash NVM have been pro-
posed [63]. Nevertheless, the use of an hybrid CMOS-Flash technology results in
high fabrication costs. Conversely, ReRAMs are fabricated within the Back-End-
of-the-Line (BEoL) metal lines, moving the configuration memory to the top of the
chip and reducing the area utilization [64]. Similarly, the ReRAM cells can be uti-
lized in combination with TSVs, enabling 3-D stacked FPGA architectures [23]. In
this section, we propose a complete proof of concept of an ReRAM-based Generic
Memristive Structure (GMS) circuit for FPGAs from technology development to
architectural evaluation. The main idea is to replace the pass-transistors in SRAM-
based FPGAs by ReRAMs. Hence, the ReRAMs store the information in their re-
sistive states and can be either used to route signals through low resistive paths,
or to isolate them by means of high-resistive paths. Such a functionality is envis-
aged either to build routing Multiplexers (MUXs) or configuration nodes. In order
to keep the programming complexity in the same range of SRAM-based FPGAs,
we propose an efficient methodology based on the inherent GMS complementary
programming. The proposed methodology, with GMS-based complementary pro-
gramming has been validated by electrical measurements on a fabricated device.
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3.2.1 BEoL integration of ReRAMs
As per the previous section, ReRAMs can be fabricated within the BEoL processing.
Hence, it is possible to fabricate them between two metal layers (e.g. in between
Metal 1 and Metal 2). Because of the BRS of the ReRAMs of this study, depending
on the forming polarity, either the Metal 1 or the Metal 2 terminal can be utilized
as the positive electrode of the memory, giving two possible configurations (see
Fig.32a).
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Fig. 32: Cross sectional schematic showing the integration of a ReRAM integrated
between the M1 and M2 interconnection levels in the Back-End-of-the-Line. (a) The
bottom electrode is thus directly connected to a MOSFET selector (bottom) forming
a 1-Transistor 1-Resistor (1T1R) memory node. (b) ReRAM polarity selection by
physical design.
3.2.2 Device Description
In the GMS, two ReRAMs are interconnected as shown in Fig.33a. The positive ter-
minal of the top memory is connected to the negative terminal of the bottom mem-
ory. This arrangement enables complementary programming of the two ReRAMs
composing a GMS. We call the concurrent programming of the GMS a complemen-
tary programming operation. A similar programming scheme was previously used
for low power crossbars [65]. Fig.33b illustrates the programming of the top path
(i.e. left to right arrow in the programming graph shown in Fig. 33d). R1 andR2
are switched simultaneously to ROFF and to RON respectively. This operation is
achieved by grounding the common right terminal and biasing the left terminal to
Vth (which corresponds to the SET voltage -Vth for R1 and to the RESET voltage
+Vth for R2). The programming of the bottom path (see Fig.33c) is obtained by in-
verting the Vth and the GND (which corresponds to the RESET voltage for R1 and
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to the SET voltage for R2). In addition to speed up the programming operation, due
to the complementary scheme, only two voltages are needed (GND and Vth). The
complementary programming operation has been validated by electrical measure-
ments, while the MUX performances have been extracted by electrical simulations.
Fig.34 depicts the resistance values of R1 and R2 of an GMS-based MUX21. Resis-
tances are read at VREAD =+0.1V. After a preliminary forming step, R1 and R2 are
set to RON. The devices are then read for 10 cycles, showing a stable non-volatile
resistance. Hence R1 and R2 are switched using the complementary programming
operation. During the first writing operation SET and RESET events are induced
on R2 and R1, respectively (see Fig.33c) by applying a voltage pulse for 500µs.
After reading the resistance values for another 10 cycles, again validating the non-
volatility of the resistance states, a second complementary switching operation is
performed. Now the resistance states of R1 and R2 are complementary switching,
as seen in the reading sequence of Fig.34. As can be noticed the resistance values
of R1 and R2 do not exactly match. This is due to the different ReRAM geometries
and to the large variability of the cells utilized for the demonstrator. Nevertheless,
improved variability of one order of magnitude has been demonstrated for ReRAM
prototypes fabricated with industrial methods [66].
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Fig. 33: GMS complementary programming. (a) Two BRS resistive RAMs are in
series connected after forming. (b) When Vth is applied, R1 switches ON, while R2
switches OFF. (c) When −Vth is applied, R1 switches OFF, while R2 switches ON.
(d) Graph representation of the complementary switching operation.
3.2.3 GMS memory node
In this section, we present an elementary circuit used to move most of the config-
uration part of reprogrammable circuits to the back-end, reducing their impact on
front-end occupancy. Such a memory node is dedicated to drive LUT inputs. The
memory node is based on a unique GMS node and provides intrinsically the re-
tained information as a voltage level. Furthermore, it shall allow a layout efficient
line sharing.
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Fig. 34: Complementary switching operation for the ReRAM-based GMS.
3.2.4 Overall Structure
The basic memory node is presented in Fig. 35c . The circuit consists of 2 ReRAMs
connected in a voltage divider configuration between 2 fixed voltage lines (LA and
LB). The memories are used in a complementary manner, in order to improve re-
liability. Reliability is required as far as the output is not restored by an inverter
for compactness purpose. The output is designed to place a fixed voltage on a con-
ventional standard cell input. Read operations are intrinsic with the structure, while
programming is an external operation to perform on the cell.
3.2.5 Read operation
A voltage divider is used in this topology to intrinsically realize the conversion from
a bit of data stored in the variable resistance to voltage level. Fig. 35b presents a con-
figuration example where the node stores a 1. Voltage lines LA and LB are connected
to Vss and Vdd, respectively. For example, consider that the resistive memory R1,
connected to the Vdd line, is configured to the low resistivity state. The other mem-
ory R2, connected to Vss, is in the high resistivity state. As a consequence, a voltage
divider is configured and the output node is charged close to the voltage of the
branch with a high conductivity.
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3.2.6 Write Operation
Fig. 35c presents the programming phase of the node. First, the lines LA and LB
are disconnected from the power lines and connected to the programming signals.
The programming signals are chosen according to the GMS programming scheme.
Fig. 36 presents the programming circuits required to program an array of GMS-
based configuration memories. To provide individual access, each GMS has its own
selection transistor. Thus, the different lines can be shared in a standalone-memory-
type architecture, yielding an efficient layout strategy. The different modes and pro-
gramming signals are selected by line-driving multiplexers.
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Fig. 35: GMS complementary programming: (a) Two in-series connected BRS
RAMs forming a voltage divider between 2 metal lines, LA, LB. (b) Voltage dis-
tribution to program a logic 1 into the GMS cell. (c) Voltage distribution to program
a logic 0 into the GMS cell.
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Fig. 36: Complementary switching operation for the ReRAM-based GMS.
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3.2.7 Summary
This section introduced a novel design, called GMS, based on resistive memories,
designed to replace traditional routing resources in reconfigurable logic circuits.
Resistive RAM memories combined into a complementary switching GMS cells
were used to reduce the footprint and to improve the electrical performances of the
data path. The GMS cell can also be used to replace standalone memories, leading
to more compact LUTs and steering logic, due to the BEoL integration of ReRAMs.
Thanks to ReRAMs, the area and the delay are reduced by 7% and 58% respectively
due to the compactness and the low on-resistance of ReRAMs.
4 Resistive Programmable TSVs
In this section, Back-End-of-the-Line technology for 3D interconnects is addressed,
as the interconnect delay is a limiting factor of semiconductor system integration.
In this respect, there is a steadily increasing interest in three-dimensional (3D)
wafer/chip stacking solutions utilizing Through Silicon Vias (TSVs) [1] as well as
in reconfigurable interconnect fabrics. The discussed BEoL demonstrate the co-
integration of TSVs with ReRAM stacks, offering a new path for re-programmable
3D chip routing. Moreover, the authors report on several device schemes that show
different write/erase voltage windows, suggesting a new way for programmable 3D
chip interconnects. the fabrication and characterization of titanium dioxide (TiO2)-
based resistive RAM (ReRAM) co-integration with 380 µm-height Cu Through Sili-
con Via (TSV) arrays for programmable 3D interconnects is discussed. Non-volatile
resistive switching of Pt/TiO2/Pt thin films are first characterized with resistance
ratio up to 5 orders of magnitude. Then co-integration of Pt/TiO2/Pt or Pt/TiO2
memory cells on 140 µm and 60 µm diameter Cu TSV are fabricated. Repeatable
non-volatile bipolar switching of the ReRAM cells are demonstrated for different
structures.
4.1 Fabrication
4.1.1 Planar ReRAM devices
First, high resistivity p-type (NA ≈ 1015atoms/cm2) bulk-Si wafers are prepared
by 500 nm thermal oxidation in H2O atmosphere. Then the deposition of the re-
sistive switching materials is performed by sputtering of Pt/TiO2/Pt layers with
270 nm/80 nm/270 nm thicknesses. A conceptual picture is shown in Figure 37a.
The top electrode area of 100 µm by 100 µm squares were patterned by standard
lithography and etched by ion milling technique. The etching step reveal the bottom
Pt electrode, which can be now accessed for electrical measurements.
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4.1.2 TSV devices
The resistive switching materials were integrated with TSVs producing two different
devices:
• 140 µm TSV diameter in 380 µm thick wafer, using Pt/TiO2/Pt memory stack
• 60 µm TSV diameter in 380 µm thick wafer, using Cu/TiO2/Pt memory stack.
The relatively thin wafer is needed due to TSV aspect ratio limitation.
The TSVs are fabricated using the same process in both cases. A standard optical
lithography is used to define the TSV openings. The lithographic step is followed by
through wafer etch, RCA wafer cleaning and thermal oxidation in water atmosphere
to grow a 3 µm thick oxide. A 750 nm thick Cu layer is sputtered on the backside
of the wafer and the TSVs are filled using Cu electroplating. At this step the seed
layer remains on the back of the wafer and the TSV create a positive topography on
the front side.
4.1.3 TSV with Pt/TiO2/Pt ReRAM
For the first type of devices, once the TSVs are fabricated the front side of the wafer
is processed with Chemical Mechanical Polishing (CMP) technique to form a flat
surface. The Pt/TiO2/Pt stack is sputtered with layer thicknesses 270 nm/80 nm/270 nm
accordingly. A concept picture of the fabricated structure can be seen in Figure 37b.
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(c)
Fig. 37: (a) Concept image of planar ReRAM made of Pt/TiO2/Pt stack. (b) Con-
cept image of the ReRAM-TSV using Pt/TiO2/Pt programmable fuse. (c) Concept
image of the ReRAM-TSV using Cu/TiO2/Pt programmable fuse.
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4.1.4 TSV with Cu/TiO2/Pt ReRAM
For the second type of devices the wafer is polished using CMP on both sides to
remove the seed layer and to planarize the surfaces. The Cu was then cleaned us-
ing a NH4 : H2SO4 etching solution at room temperature for 10 minutes. Then the
wafer was loaded into a vacuumed sputtering chamber and a TiO2/Pt layer was de-
posited with thicknesses of 80 nm and 270 nm respectively. The Cu of the TSV is
acting as the bottom electrode of the ReRAM ( see Figure 37c). Equivalent electri-
cal schematics and the photograph of the devices in a cleaved substrate are shown
in Figure 38a and 38b, respectively.
(a)
ReRAM 
 stack
TSVs bulk-Si
(b)
Fig. 38: (a) Equivalent electrical schematic of the TSV with ReRAM memory el-
ements (denoted by the switch and the ”ideal” memory element M). (b) Recon-
structed 3D photograph of the TSV−Cu/TiO2/Pt device stack. The die is cleaved
to reveal the TSV and the ReRAM stack deposited on top.
4.2 Electrical Characterization
Electrical measurements were carried out with an HP4156A semiconductor param-
eter analyzer and cascade probe station in dark conditions. For electrical contacts,
standard tungsten needles with 15 µm apex diameter were placed on the top elec-
trode area very softly, since a dependence of the switching with needle pressure has
been observed, similarly to the observation of local pressure modulated conductance
with AFM tips [21]. Then double I−V DC sweeps have been used to investigate
the resistive switching behavior. In all the cases, bipolar switching mechanism with
different write/erase window and resistance states has been observed. The measured
electrical parameters are summarized in Table 1.
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4.2.1 Planar ReRAM devices
First the planar Pt/TiO2/Pt are characterized and it showed stable and repeatable
bipolar switching behavior between 10 Ω and 1 MΩ read or measured at +1 V (see
Figure 39a). Originally the devices are in the high resistance state (HRS). By sweep-
ing from negative to positive voltages the devices hold the HRS until a SET tran-
sition to a low resistance state (LRS) occurs at +1.8 V. After the SET event, the
voltage sweep continues until +2 V and then move backward toward negative volt-
age region. When−1.3 V is reached, the device is RESET to the original HRS state.
An HRS to LRS ratio of about 5 orders of magnitude is read at +0.5 V.
4.2.2 TSV−Pt/TiO2/Pt devices
Next, TSV−Pt/TiO2/Pt with the same layer thicknesses are measured, showing re-
sistance switching below± 1V (see Figure 39b). This voltage reduction is attributed
to a larger surface roughness of the films deposited on the TSVs, which would lead
to a denser electric field at the hillocks as well as to surface states acting as dopants
for the TiO2 [67]. Similar to the planar ReRAM case, the devices are originally in
the HRS, and bipolar resistive switching is obtained. Nevertheless, the SET condi-
tion is found to be only +0.6 V, while the RESET voltage is measured at −0.5 V.
Using a reading voltage of +0.2 V, an HRS of 2 MΩ and a LRS of 666 Ω, with
resistance ratio of 3000 are measured.
4.2.3 TSV−Cu/TiO2/Pt devices
Since the programming voltages also depend on the current density that can flow
into the switching element, a different approach that limits the current flux is inves-
tigated. As the electrode material influences the Schottky barrier contact with the
TiO2 layer [68, 69], that is a n-type semiconductor, an alternative device is obtained
by depositing TiO2 and Pt directly on top of the Cu−TSV. Thus, thanks to a larger
Schottky barrier height at the Cu−TiO2 interface, a larger programming window
is obtained (Figure 39c). The SET and RESET voltage positions are now reversed
with respect to the other devices, as the Cu has been used as the top electrode. A
HRS of 500 MΩ and LRS of 5 kΩ are read at +1 V.
Device VSET VRESET HRS LRS RRATIO VREAD
Planar Pt/TiO2/Pt +1.8 V −1.3 V 10 MΩ 10 Ω 105 +1 V
TSV−Pt/TiO2/Pt +0.6 V −0.5 V 2 MΩ 666 Ω 3003 +0.2 V
TSV−Cu/TiO2/Pt −4.2 V +5 V 500 MΩ 5 Ω 105 +1 V
Table 1: Obtained ReRAM electrical parameters for the different devices
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Fig. 39: (a) Resistive switching through I−V sweeps for planar Pt/TiO2/Pt. (b)
Resistive switching through I−V sweeps using TSV−Pt/TiO2/Pt programmable
fuse. (c) Resistive switching through I−V sweeps using TSV−Cu/TiO2/Pt pro-
grammable fuse.
4.3 Summary
In this study, Pt/TiO2/Pt obtained by standard sputtering techniques on oxidized
Si wafers showed stable bipolar resistive switching without the need of a forming
step and with LRS to HRS resistance ratio up to 5 orders of magnitude. The device
is successfully integrated on top of 140 µm and 60 µm TSV arrays either in the
full Pt/TiO2/Pt stack or using the Cu as the top electrode, demonstrating different
write/erase voltage windows. The co-integration of ReRAM stacks with TSVs is
envisaged as a new and compact solution for programmable/reconfigurable 3D chip
interconnects.
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5 Applications of multi-terminal memristive devices
Multi-terminal memristive devices can be exploited by their additional functionality.
For instance, the amplification of the filament formation in the atomic switch [40]
is used to improve writing time and to reduce power consumption during switch-
ing phases. Recently, the authors demonstrated the use of three-terminal memris-
tive Si nanowires for bio-molecule detection in dry environment [38]. More specifi-
cally, in [38] the third terminal is represented by an organic functionalization layer
that wraps the Si nanowire all-around. Another example can be the use of a four-
terminal GAA SB Si nanowire FETs for low current and temperature sensing, as
demonstrated by the authors [55]. Regarding logic/memory applications, the inte-
gration of a three-terminal memristive device realized with Schottky-barrier polysil-
icon nanowire FETs demonstrated the concept of using this devices for new logic
families and hybrid logic/memory gates [53]. For instance in [53], the three-terminal
configuration can be used to compute basic digital functions, such as NAND, NOR
and flip-flop by using a precharge-evaluation phase scheme. Another application
for the three-terminal SB polysilicon nanowire transistors can be the design of a
circuit cell reproducing an hysteretical negative differential resistance [54]. In thin-
polysilicon grain SB FETs, the hysteresis can arise from the granularity of the chan-
nel. In Section 2.4, it is shown that a similar hysteresis can also be obtained indepen-
dently on the phase state of the Si nanowire channel. Similarly, the same structure
can exploit the functionality of an additional gate to tune the polarity of a SB SiNW
FET, thus giving even more functionality (as discussed in Section 2.4). A very high
expressive power architecture can be made of four-terminal memristive devices ar-
ranged in a crossbar implementation that exploits the high-density of the SiNW
arrays.
5.1 Neuromorphic circuits
The non-volatile property of the two-terminal memristive devices has a tremendous
potential for neuromorphic circuits, in particular forming artificial synapses follow-
ing the Hebbian rule of learning based on Spike-Rate Dependent Plasticity (SRDP)
as well as new building elements for hybrid CMOS/memristor circuits. For instance,
when considering the perceptron model of the neuron (see Fig. 40), the weighted
connections of the inputs to the summation element can be modeled with the prop-
erties of non-volatile memristive devices.
With this respect, the Hudgkin-Huxley model, can be mathematically described
by first order differential equations. More specifically, Chua and Kang demonstrated
that the H-H model of the potassium channel can be identifyied as a first-order time
invariant voltage-controlled memristive one-port and that the sodium channel can
be described as a second-order time invariant voltage-controlled memristive one-
port. Since this representation is compatible with the mathematical representation
of memristive devices, it is noteworthy to notice that memristive devices based cir-
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cuits can be built to emulate the behavior of biological systems, in this particular
case emulating the potassium and sodium channels of the neurons. One example is
an energy-efficient memristor-based integrate and fire neuron circuit which exploit
the bistability of a ReRAM to model both the short time spike event and the re-
fractory period [70]. Another example is the use of the analog programmability of
the ReRAM devices that can be used to emulate the weighted connections of the
perceptron model.
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x1 
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Fig. 40: Perceptron model of a neuron. Input signals xi are weighted by program-
ming each weight wi and then summed. The output signal will be an activation
function that depends on the summation.
5.2 Current and temperature sensor
This section reports on the fabrication and characterization of a pA current and
temperature sensing device with ultra-low power consumption based on a Schot-
tky barrier silicon nanowire transistor. Thermionic and trap-assisted tunneling cur-
rent conduction mechanisms are identified and discussed on the base of the de-
vice sensitivity upon current and temperature biasing. In particular, very low current
sensing properties are confirmed also with previously reported polysilicon-channel
nanowire Schottky barrier transistors. demonstrating that these devices are suitable
for temperature and current sensing applications. Moreover, the process flow com-
patibility for both sensing and logic applications makes these devices suitable for
heterogeneous integration. A range of device operation conditions are investigated,
showing how an ambipolar device can be used for different applications, the only
requirement being the biasing condition.
The Ids−Vgs dependence with T is mainly attributed to the Ith, however T also
influences the Itunnel since hotter carriers pass through a narrower Schottky bar-
rier, leading to an increasing current level [51]. The IOFF current is increasing ex-
ponentially with temperature and its main contribution is a thermionic emission
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component. A different behavior has been observed for the ION current. Increas-
ing the temperature makes the ION current to decrease until the temperature reaches
55◦C and then it rise exponentially with linear increase of T. At lower temperatures
tunneling and trap-assisted tunneling are more important than thermionic emission.
Rising T up to 70◦C makes the charges trapped into the gate oxide to un-trap, re-
ducing the Itunnel component. A different behavior is observed for the ION currents
for 70◦C≤ T≤ 115◦C. In this range, the ION exponentially increases with T. This
effect is evidence of two main current components, for which the ION changes from
a tunneling to a thermionic emission dominated regime. A set of Ids−Vgs curves
(Fig. 41a) taken at different temperatures at constant Vds = 100mV and Vbg = 5V
are used to extrapolate the Arrhenius plot (Fig. 41c). The constant Vbg = 5V is
used to set the device operation more favorable for electron conductance at low
Vgs. Constant subthreshold swings≈ 110mV/dec are observed independently from
the temperature (see Fig. 41b). Low negative Vgs voltages ranging from -1V to 0V
show an almost linear slope with inverse of temperature and can be correlated to
a thermionic-emission regime. However, for this Vgs range the current level is on
the order of fAs, which is comparable to the background noise, and it cannot be
used to extrapolate the Schottky barrier height. Another distinct regime is observed
for−0.3V≤ Vgs ≤−0.5V, for which the slopes are greatly affected by tunneling.
This regime shows a dominant tunneling component for the two lowest tempera-
tures. Finally, an exponential dependence with T is observed again for Vgs ≥ 0V
with the exception of the lower temperature. All these regimes demonstrate that the
current in our device is mainly thermionic for ≥ 70◦C and that the tunneling contri-
bution is trap assisted. The slopes from the Arrhenius plot are then used to extract
the effective Schottky barrier height φBeff with the activation energy Ea method. As
shown in inset A of Fig. 41d, an average effective barrier height Ea ≈ 450±5meV
is found over a large range of Vgs ≥ 0.2V. However, these values cannot be taken
as Schottky barrier height since in this regime the device has both tunneling and
thermionic components. As suggested by Svensson et al. [71], a better evaluation of
the Schottky barrier height can be taken at the maximum of Ea for low current levels.
As shown in the inset B of Fig. 41d, this maximum corresponds to Vgs =−0.45V
and gives a φBeff = 525meV, confirming the mid-gap Schottky barrier height.
5.2.1 Current sensing
Current biasing the devices with a constant Ids current makes the device to behave
as a pseudo-inverter configuration with hysteretic transfer function. Thanks to the
ambipolarity, the Vout-Vin curves shift linearly with the applied current bias. For
instance in Fig. 42a, low pA current levels can be either read from the high-to-
low or the low-to-high transition voltage with sensitivities of 17 mV/pA. A similar
biasing scheme for polysilicon nanowires has been previously characterized by the
authors show a similar trend. In Fig. 42b, forward and reverse threshold voltages for
currents between 100 fA and 500 fA show a linear increase with current (adapted
from [72]).
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Fig. 41: (a) Effect of the temperature on the Ids−Vgs at Vds = 100mV (b) Sub-
threshold swings associated with the Ids−Vgs. Very low swing minima are mea-
sured at 100◦C and 115◦C close to threshold voltages. Notice the voltage shift with
temperature increase and the extremely low minima of 40mV/dec for the highest
temperature. (c) Arrhenius plot for different Vgs values showing both thermionic
emission and tunneling mechanisms. The linear decreasing slopes are associated
with thermionic emission regimes. (d) Extracted Ea over a large range of Vgs. Inset
A shows constant Ea ≈ 450±5meV. Inset B shows a maximum at 525meV which
is taken as the value of the effective Schottky barrier height.
5.2.2 Temperature sensing
Another application is temperature sensing. Upon application of increasing tem-
perature of operation, the hysteresis window observed in pseudo-inverter biasing
scheme shrinks. The crystalline Si nanowire Schottky barrier FET shows different
sensitivities at different temperature regimes, depending on which mechanism dom-
inates the conductance. Since the hysteresis is attributed to the storage of charges
in either gate oxide and/or at the Schottky barrier junctions [49], an increased hys-
teresis window is expected for the lowest temperatures. The highest sensitivity of
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Fig. 42: (a) Measured input-output transfer characteristics of a hysteretic inverter
based on a single Si nanowire FET with low current bias, showing current-dependent
thresholds. (b) Forward and reverse threshold voltages for polysilicon Schottky bar-
rier FETs under constant current biasing from 100 fA up to 500 fA (adapted from
ref. [72]).
40mV/◦C is found in the T range around 40◦C at which the trap tunneling mecha-
nisms dominates. For temperatures higher than 55◦C the sensitivity tends to saturate
according to the dominance of thermionic current contribution, leading to lower sen-
sitivity of 10mV/◦C. In Fig. 43 the hysteresis window shrinks for increasing T when
70◦C≤ T≤ 100◦C.
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Fig. 43: The hysteresis window shrinks with increasing temperature. Within this T
range, the temperature sensitivity of 10mV/◦C is related with the thermionic current
regime.
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6 Conclusions
A general overview on multi-terminal memristive devices is reported. The function-
ality of the devices can be used for logic, memory and sensing applications. Ultra-
dense memristive ReRAMs crossbar arrays can be used for ultra-dense non-volatile
memory storage. It was shown that three- and four-terminal memristive devices can
be used for both logic and memory applications. In particular, Schottky-barrier sil-
icon nanowire FETs are very interesting devices due to their CMOS-compatibility
and ease of fabrication. Disruptive applications exploiting the high expressive power
of four-terminal memristive devices arranged in crossbar arrays are foreseen as a
significant advance in the electronic computation.
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